vllm.models.minimax_m3.amd.sparse_attention_msa
¶
MSA AITER block-sparse attend for MiniMax M3.
Classes:
-
MiniMaxM3SparseAiterPABackend–MiniMax M3 backend carrying the AITER page-16 block-table rebase.
-
MiniMaxM3SparseAiterPAImpl–ROCm AITER page-16 SHUFFLE sparse paged attention.
-
MiniMaxM3SparseAiterPAMetadataBuilder–Adds the page-16 rebase of the block table the indexer's top-k needs.
MiniMaxM3SparseAiterPABackend
¶
Bases: MiniMaxM3SparseBackend
MiniMax M3 backend carrying the AITER page-16 block-table rebase.
Source code in vllm/models/minimax_m3/amd/sparse_attention_msa.py
MiniMaxM3SparseAiterPAImpl
¶
Bases: MiniMaxM3SparseImpl
ROCm AITER page-16 SHUFFLE sparse paged attention.
Source code in vllm/models/minimax_m3/amd/sparse_attention_msa.py
119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 | |
MiniMaxM3SparseAiterPAMetadataBuilder
¶
Bases: MiniMaxM3SparseMetadataBuilder
Adds the page-16 rebase of the block table the indexer's top-k needs.
The AITER indexer's top-k emits the attend's page table, expanding a selected block into a compile-time number of pages -- one side's worth, while an interleaved block holds both -- so it has to resolve the selection through a table pre-scaled to the wider stride. Every sparse layer selects through the same table, so it is rebased here once per step rather than once per layer, alongside the slot mapping the base rebases for the writer.